RISC-V CPU
Done
A RISC-V 32I CPU implemented in verilog and verified with pyuvm
Hi. I’m Rob. I’m an electronic engineer, with a focus on digital design.
This website is a collection of my personal projects, both related and unrelated to electronic engineering.